

Received July 12, 2019, accepted July 29, 2019, date of publication August 8, 2019, date of current version August 22, 2019.

Digital Object Identifier 10.1109/ACCESS.2019.2934033

Real-Time HIL Implementation of a Single-Phase Distribution Level THSeAF Based on D-NPC Converter Using Proportional-Resonant Controller for Power Quality Platform

ALIREZA JAVADI^{®1,2}, (Member, IEEE), MOSTAFA ABARZADEH^{®1,3}, (Member, IEEE), LUC-ANDRÉ GRÉGOIRE⁴, (Member, IEEE), AND KAMAL AL-HADDAD^{®1}, (Fellow, IEEE)

¹Department of Electrical Engineering, École de Technologie Supérieure (ÉTS), University of Quebec, Montreal, QC H3C 1K3, Canada

Corresponding author: Mostafa Abarzadeh (m_abarzadeh@ieee.org)

This work was supported in part by the Natural Sciences and Engineering Research Council of Canada (NSERC), and in part by the Canada Research Chair in Electrical Energy Conversion and Power Electronics (CRC-EECPE).

ABSTRACT In this paper a single-phase transformer-less hybrid series active filter (THSeAF) based on duo-neutral-point-clamped (D-NPC) converter to address distribution level power quality is proposed to investigate experimentally the efficiency of the hardware-in-the-loop (HIL) implementation for power electronics applications. This benchmark contributes to demonstrating the capability and efficiency of such real-time implementation for smart grid power quality (PQ) analysis which requires fast switching process with small sampling time. Such applications require the compensator to address major power quality issues related to a nonlinear load. This compensator presents an efficient and reliable solution for future grid applications to overcome voltage and current related issues as well as assisting the integration of renewables for a sustainable supply. The controller extracts voltage and current harmonics to be compensated. A proportional and resonant (P + R) regulator produces switching signals for the D-NPC converter. The paper demonstrates the reliability of the HIL simulation for power electronic applications assessing power quality related issues where a wide range of switching frequency is under study. A combination of simulation and real-time results are carried out to validate the performance and viability of the HIL implementation.

INDEX TERMS Duo-neutral-point-clamped (D-NPC) converter, hardware-in-the-loop, single-phase active filter, power quality of smart grid, real-time application.

I. INTRODUCTION

The HIL and Power-HIL (PHIL) are concepts quite established to study the behavior of systems with the fundamental 50 or 60 Hz. Regarding the limitation of the time-step imposed by the real-time (RT) simulators [1], it is challenging to study the behavior of high-frequency signals such as harmonics of a power system. In those cases the harmonics are not taken into account and are mostly out of scope of the study. The key objective of this paper is to investigate the potential and feasibility of HIL implementations for a power quality assessment implicating high frequency signals such as

The associate editor coordinating the review of this article and approving it for publication was Yungang Zhu.

harmonics [2], [3]. This paper demonstrates the capability of pure HIL implementations for applications requiring as low as possible sampling times. The smart grid associated with the continuous increase of power electronic converters, drives, as well as domestic and industrial nonlinear loads has created a serious concern on the power quality of the future distribution power systems. The reason why, such implementations are becoming crucial and game changer tools especially for PQ studies. Moreover, with the electric vehicles (EV) market under considerable growth [4], it became essential to investigate their nonlinear behavior for the PQ purposes [5]. Moreover, in some existing North American EV charging stations, the cars are connected between two phases of the three-phase four-wire (3P4W) system, creating heavy unbalances.

²Power Electronics R&D Department, Water Technologies & Solutions, SUEZ Treatment Solutions Canada, Saint-Laurent, QC H4R 2K9, Canada

³Electrical Engineering Faculty, Sahand University of Technology, Tabriz, Iran

⁴Opal-RT Technologies Inc., Montreal, QC H3K 1G6, Canada






FIGURE 1. Hardware-in-the-Loop test bench realized in laboratory by means of two separate real-time simulators.

On the other hand, pushed by social efforts, governments start to investigate more on implementation of renewable energy sources, creating research and developments in this field [6], [7].

This multifunctional compensator will clean the harmonic pollution of current drawn by the nonlinear loads from the utility and, on the other hand, similar to a dynamic voltage restorer (DVR) it will eliminate voltage distortions from the point of common coupling (PCC) [8]. This compensator could inject or absorb active power during grid voltage variations to ensure high quality supply along with complete decoupling from polluted loads [9]. The application of multilevel converters for a single-phase THSeAF has been published in [10].

Meanwhile, with the improvement in HIL technologies, it is now possible to implement complex power electronics systems and testing them in a non-invasive condition [11], [12]. This allows the operator to test critical scenarios and perform faulty conditions to the electrical system without a power outage. In fact the power system and power electronics components are simulated on the Opal-RT real-time simulator and the controller is implemented in the dSPACE-1103 simulator. The two RT simulators are connected to each other, therefore, creating an HIL system [6] as shown in Figure 1 [13]. This paper uses new informatics development to address the new research challenges that are facing the power electronics converters in participating to the mitigation of pollution and enhancing the reliability of the grid [14], [15].

The efficient and affordable solution proposed in this paper uses a multilevel D-NPC configuration [16], [17] to reduce do side voltage for low-level distribution system as demonstrated in Figure 2. The use of this device will facilitate the integration of energy storage systems and renewables for modern households [18]. The configuration does not necessitate the bulky series transformer which constitutes a key improvement for a cost-effective power quality enhancer [19].

The system shown in Figure 2 is implemented in a realtime Opal-RT simulator, while the controller is loaded on




FIGURE 2. Electrical circuit connection with D-NPC-THSeAF connected in series implemented in the Opal-RT.

the dSPACE. This unit is then connected via isolated cables to the dSPCAE DS1103 which holds the control algorithm inside. The DS1103 receive via analog inputs the measured probes and after performing calculation it returns from the digital outputs, the control signals to the Opal-RT module. On the other hand, the Opal-RT simulator which emulates the electrical system receives the control signals by means of its Digital Inputs. The simulator returns the state variables of the system on its analog outputs. These signals are sent to the dSPACE. This closed-loop HIL is suitable to evaluate the performance of both the proposed electrical configuration and the control algorithm.

In fact, there exist numerous advantages in real-time simulation over offline simulation. The HIL implementation could be a step between the offline simulation and the prototype or industrial production process. The traditional production process is started by initial study, then pure offline simulation of the product in which various tests are performed for critical scenarios, followed by the prototype production where test and validations are made, and finally the mass production [20].

This process could be somehow very costly and expensive. The addition of the HIL test after the simulation process has been completed will help the developers and researchers to perform more advance quality tests and studying in depth the proper operation of each section; the controller (algorithm) and the power electrical system, separately. In this step it became much easier to evaluate the impact of numerous phenomenon on the ideal system; the delay time imposed by the measurement devices, the controller delay, the discretization of the controller implementation in the micro controller and much more. Especially, in offshore systems and marine engineering applications, electrical control systems and mechanical structures are generally developed and designed in parallel. Moreover, evaluation and testing of the control systems is only possible after integration. These will generally results in numerous errors that should be solved during the commissioning, with the high potential risks of human injuries, damaging costly equipment and higher operational delays as shown in the following comprehensive table. For this reason, in this special area, the HIL



TABLE 1. Comparison of the proposed HIL Platform for Power electronic applications.

-			
Definition	Proposed HIL system	Off-line simulation	Power laboratory setup
Number of burden application type and their typology	Multiple	Multiple	Limited number
Spent development schedules time	Tight	Fastest	Over several month
Industrial production costs	Low	The Lowest	High
Quality and accuracy of testing	High	Low	Very High
Possibility of testing critical scenarios (Destructive physical analysis, DPA)	High	High	Very Low
Early process human factor	Low	Low	High
Usage in various disciplines	High	High	Low
Safety for equipment	High	High	Low
Power electronics applications	Moderate Switching Frequency	High Frequency	High Frequency
THD & Harmonic precision	Moderate	High	Most precise
Overall Cost	Moderate	Low	High

simulation is gaining widespread popularity and attention. The Table 1 illustrates the advantages of the HIL implementation for power electronics application over pure simulation techniques.

II. HIL ARCHITECTURE

A. ELECTRICAL SYSTEM CONFIGURATION

The electrical system depicted in Figure 2 is composed of a multilevel single-phase converter connected in series between the utility and the house entrance connected terminals. The transformerless hybrid series active filter is composed of a five-level D-NPC converter [17], [21] depicted in Figure 3, connected in series between the utility and the entrance of the building. An auxiliary supply is connected on the dc side. To filter high frequency switching harmonics, a passive filter is used.

A bank of tuned passive filters as shown in Figure 2 with F_5 , F_7 , F_{11} , and F_{HPF} described in Table 2, ensure a low impedance path for current harmonics. In this paper the studied system is implemented for a rated power of 5 kVA. To ensure a fast transient response with sufficient stability margins over a wide range of dynamic operations, the controller is implemented in a dSPACE real-time simulator as explained in the previous section. For an accurate real-time connection between the two simulators, an isolating card are used to adapt the In/Out of both modules. With system




FIGURE 3. D-NPC converter topology implemented for the THSeAF compensator.

TABLE 2. HIL system parameters.

Symbol	Definition	Value
V_S	Line phase-to-neutral voltage	120 Vrms
f	System frequency	60 Hz
L_S	Supply equivalent inductance	150 μΗ
R, C	Non-linear load	$8~\Omega,1000~\mu F$
R, L	Linear load	$6.5 \Omega, 20 \text{ mH}$
Lf	Switching ripple filter inductance	2.5 mH
Cf	Switching ripple filter capacitance	0.5 μF
r_C	Switching ripple damping resistor	$60~\Omega$
<i>Ts1</i>	Opal-RT Synchronous sampling time	42 μs
Ts2	dSPACE sampling time	36 μs
f_{PWM}	PWM frequency	4.63 kHz
F_5	Fifth order shunt passive filter	$56\mu F$, $5mH$
F_7	Seventh order passive filter	14μF, 10mH
F_{II}	Eleventh order passive filter	6μF, 10mH
F_{HPF}	High-pass filter	$2\mu F$
K_P , K_r	Controller proportional and resonant gains	2.5, 10
ω_C	Cutoff frequency	5 rad/s
V_{DC}	dc auxiliary power supply voltage	100 V

parameters identified in Table 2, the compensator D-NPC converter is depicted in Figure 3.

On the DC side of the compensator, auxiliary dc-link energy storage components are installed at a reduced voltage level of 100V. The objective is to propose an efficient device capable of rectifying current related issues in smart grids which also provide sustainable and reliable voltage supply at the point of common coupling that define the entrance of residential or commercial buildings [22].

Using the circuit of Figure 2 showing the block diagram and model of equivalent house circuit connection with utility meters and D-NPC-THSeAF connected in series as shown in Figure 4, several critical scenarios such as grid distortion, sag or swell are simulated as illustrated in Figure 5. The D-NPC-THSeAF connected in series injects a compensating voltage which results in a drastic improvement of source current distortions and a cleaned load voltage.

In this work the approach to achieve optimal behavior during the time the grid is perturbed is implemented in the






FIGURE 4. The offline simulation schematic diagram.




FIGURE 5. The results of simulation for the THSeAF compensating current harmonics and voltage regulation, during grid initiated distortions. (a) Source voltage v_S , (b) source current i_S , (c) load voltage v_L , (d) load current i_L , (e) active-filter voltage V_{Comp} , (f) Harmonics current of the passive filter i_{PF} , (g) Converter's output voltage V_{Out} .

controller [23]. The use of a passive filter is mandatory to compensate current issues and maintaining a constant voltage free of distortions at the load terminals with a higher power quality [24]. In order to make a brief comparison, the complete discrete and fixed step-size results of the Figure 4 are shown in Figure 5.

B. REAL-TIME PULSE WIDTH MODULATION (PWM)

The PWM technique is used to encode a continuous waveform into a pulsing signal. Although, this type of modulation seems attractive for encoding telecommunication information for transmission, its main use is in power electronic drives. In the PWM modulation a reference signal is compared to a fixed frequency carrier waveform as shown in Figure 6. The fixed PWM switching frequency has to be higher (at least 10 times higher) than the dynamics of the output voltage or current reference.

To make the resultant waveform to be as smooth as possible the switching of semiconductors have to be done several times a second up to tens of kilohertz (kHz) and well into




FIGURE 6. Practical considerations for a PWM to generate the Gate signals.

the hundreds of kHz in audio amplifiers and power supplies. A key advantage of the PWM is a low power loss in the switching devices. The reference signal is compared with a triangle waveform as shown in Figure 6 and when the latter is less than the former, the PWM signal is in low state where S1 (the upper IGBT) is "Off" and S2 (the lower IGBT of the arm) is "On", otherwise it is in the high state. This sequence could be any other combination of switches depending on the desired PWM state.

It is noteworthy to mention that the V_{Sh} and V_{Lh} are the harmonic portion of the source and load voltages respectively. In fact if one assume the Fourier decomposition of a waveform into $V = V_1(fundamental) + V_2 + V_3 + V_4 + \dots V_n$ all the components excepted the fundamental one are considered as the V_h .

It should be noted that, there exists four key constraints to respect for a reliable experimental implementation. Based on the pre-defined sampling-time step for the controller (T_S) , it is possible to tune the switching frequency (F_{SW}) and the dead-time (d_s) of the PWM according to the following constraints [25].

1) At first the lowest value that could be chosen for delay between the changing states of the PWM known as dead-time (d_S), is equal to the discrete Time-step T_s .

$$d_S \ge T_S \tag{1}$$

2) To have a marginally low accuracy for the PWM, the triangle waveform should have at least more than four sampling points. Consequently, the highest switching frequency for the PWM became, supposing no constraint from the semiconductor hardware, as follow:

$$F_{SW}(Hz) = \frac{1}{T_{SW}(s)} \le \frac{1}{4T_S}$$
 (2)

3) Consequently, the minimum time in which a state could be kept unchanged (Tf_{min}) will be greater than T_S . This is called the precision of the PWM generator.




FIGURE 7. Real-time implementation block diagram of a PWM generated in the CPU.




FIGURE 8. Real-time schematic of the PWM generated by the FPGA.

4) The last limitation is the frequency of the reference signal should also be less than four times the carrier frequency.

Fref
$$(Hz) = \frac{1}{T_{modulation}(s)} \le \frac{F_{SW}(Hz)}{4}$$

$$= \frac{1}{4T_{SW}}$$
(3)

If a DSP or a digital controller with a sampling time of $40\mu s$ is used to implement the PWM generator according to the demonstration of Figure 6, the highest switching frequency that could be reached would be 6.250 kHz with regards to the preceding explanations.

Therefore, it can be deduced that the frequency of the reference signal as the input of the PWM should be less than 1.56 kHz equal to the 26th harmonic order. Even though, this will result in a marginal stable operation point in which it is became difficult to interpret experimental results accurately. When such low resolution frequencies are chosen, the aliasing phenomenon has a colossal influence on the obtained results. This limitation should be taken into account during an HIL or rapid control prototyping (RCP) implementation.

It has been experimented that with the dSPACE controller or the Opal-RT real-time simulators used in RCP application, the simplest case the sampling period could not go beyond 30 to 40 microseconds as shown in Figure 7. Consequently, if the PWM is generated inside the main CPU unit, it results in a low-profile performance for active filtering or any other application requiring fast switching abilities.

An alternative solution adopted is to implement the PWM generator outside the main CPU unit in a field programmable gate arrays (FPGA) as represented in Figure 8. This technique already available on dSPACE and Opal-RT modules allow reaching switching frequency up to 5 MHz, thanks to the FPGA fast sampling time of nano seconds. In an RCP






FIGURE 9. The discrete controller used in the offline simulation.

application this external PWM will operate independent of the CPU time-steps. Meanwhile, this is useless for an HIL, as the RT system digital input is limited by the simulator which implements the Electrical system.

The controller shown in Figure 9 is implemented in the HIL platform used in the dSPACE and the electrical system in the Opal-RT simulator.

The result of the simulation at T_s of 36μ s which is close to the HIL one, is shown in Figure 10. The result combines different scenarios within a time frame of less than one second [26]. They are obtained exactly with the same parameters illustrated in Table 2, and those used for the HIL implementation. These results are used for the comparison and reliability validation of the HIL application.

III. MODELING AND ALGORITHM OF THE SINGLE-PHASE MULTILEVEL-THSEAF

A D-NPC THSeAF configuration is considered in this paper in order to avoid current harmonic pollution along the power line caused by a single-phase diode bridge rectifier load, followed by a Capacitor C_{NL} in parallel with a resistor R_{NL} .

The second order differential equation between the compensating voltage and the duty cycle is expressed as

$$C_f \frac{d^2 v_{Comp}}{dt^2} + \frac{1}{r_C} \frac{dv_{Comp}}{dt} + \frac{1}{L_f} v_{Comp} = \frac{V_{DC}}{L_f} m + \frac{di_S}{dt}$$
 (4)

This model has been used in developing the converter controller and its stability analysis. The D-NPC THSeAF considered in this work is taking advantage of the 5L D-NPC converter to reduce passive components rating while, delivering a high-quality compensating voltage. The reference signal applied to the P+R regulator is created by two detection block taking care of the voltage and current issues respectively as presented in the following control diagram. In this RCP application, the whole controller is implemented in the dSPACE module, where the controller is run on a fixed time

step size determined in the core of the paper in Table 2. The output signals of the controller are the switching gate signals produced over the digital output of the real-time simulator.

The controller is composed of two loops, the controller outer-loop is composed of two parallel section based on a notch filter harmonics extraction technique. The first part is dedicated to load voltage regulation and added to a second part which compensates the source current harmonics. The controller demonstrated in the diagram of Figure 11, restores a stable voltage at the load PCC terminals, while compensating for current harmonics and reactive power. In the source current regulation block, the notch filter extracts magnitude of the fundamental and its phase degree, leaving harmonics and the reactive component. The control gain G representing the impedance of the source for current harmonics, should be enough to clean the grid from current harmonics fed through the non-linear load. For a more precise compensation of current harmonics, the source and load voltage harmonics should also be considered in the algorithm.

The source and load voltages together with the source current are considered as system input signals. The Single-phase discrete phase-locked loop (PLL) was used to obtain the reference angular frequency synchronized with the source utility voltage (ω_s). Furthermore, the v_{comp_i} contains a fundamental component synchronized with the source voltage in order to compensate for the reactive power. The gain G representing the resistance for harmonics converts compensating current into a relative voltage. The generated reference voltage v_{comp_i} required to clean source current from harmonics.

$$v_{comp\ i} = +Gi_{Sh} - v_{Lh} + v_{Sh} \tag{5}$$

Hereby, as voltage distortion at the load terminals is not desired, the voltage sag and swell should also be investigated to indirectly maintain the voltage magnitude at load side equal




FIGURE 10. The offline simulation result.




FIGURE 11. Control system scheme for the P+R Controller of single-phase D-NPC THSeAF.

to the reference V_L^* defined by the operator.

$$v_{comp_v} = \left[k_p \left(V_L^* - \hat{V}_L \right) + k_i \int \left(V_L^* - \hat{V}_L \right) \cdot d_t \right] sin(\omega_L t)$$
(6)

where k_p and k_i are respectively the proportional and integrator gains of the PI regulator and \hat{V}_L is the magnitude

of \hat{v}_L . The final compensating voltage reference is obtained by combination of the stated components related to current issues and voltage issues.

$$v_{comp}^* = -v_{comp_v} + v_{comp_i} \tag{7}$$

The inner-loop is made with the P+R approach to generate duty cycle required by IGBTs to commutate and produce desired compensating voltage. The transfer function of the controller with a multi-resonant property is given by:

$$G_{P-R}(s) = K_P + \sum_{h=1,3,5,7,\dots}^{n} \frac{2K_{rh} \cdot \omega_C \cdot s}{s^2 + 2\omega_C \cdot s + (h \cdot \omega)^2}$$
 (8)

where h is the harmonic order, K_p and K_{rh} are gains, and h. ω is the resonant frequency and ω_C is the cutoff frequency. Their values are depicted in Table 2.

To implement the controller in the digital simulator the transfer function should be obtained by discretization via numerical integration. To obtain the discrete equivalent of a






FIGURE 12. Laboratory setup used for HIL experiments.

transfer function via numerical integration, one should apply appropriate numerical integration techniques depending on the sensitivity and stability requirements to the system differential equation [27].

The P + R controller function is then calculated, where z is the variable in the z-domain and T is the sampling time constant also known as step-time T_S in Matlab environment.

The gains should be chosen depending on the sampling time imposed by the digital controller, and the behavior of the system itself. In a general rule; the more the sampling time T has a smaller value, the more the chance to reach a stable system is observed.

IV. EXPERIMENTAL HIL RESULTS

To validate the study various scenarios similar to those effectuated in the simulation are performed on the laboratory prototype realized according to explanations of section II.

Figure 12 shows the setup components with parameters described in Table 2. The setup is connected as explained in section II. The Opal-RT real-time simulator, the dSPACE Simulator along with connections dedicated for the HIL applications are noticeable in the picture. The controller

strategy implemented in this paper is based on a Proportional plus resonant controller to generate IGBT's gate signals.

The electrical system is implemented on the Opal-RT simulator as shown in Figure 13(a), while the controller is implemented on the dSPACE as the interface is shown in Figure 13(b). The system is discretized on both simulators and running on two different time-steps.

The previous figure shows the way the model is split into multiple sections to reduce the calculation implemented in each core of the CPU. As well as the PWM generator implemented in the external chip for the dSPACE.

The Figure 14 shows the produced voltage sources by the Opal-RT and capture by an external Oscilloscope to validate the connections between two simulators during normal operating conditions and during a distortion of the grid voltage supply with harmonics.

The HIL setup allows performing experiments exactly as with a physical setup, with all its challenges and fine tunings. Meanwhile, after the setup and models are ready, this setup allows performing extremely dangerous scenarios such as faults and online variation of parameters.

The platform gives the possibility of performing fine adjustment of the control parameters and configuration as if

$$G_{P+R}(z) = K_P + \sum_{h=1,3,5,7,\dots}^{n} \frac{2K_{rh} \cdot \omega_C \cdot z^2 \cdot T - K_{rh} \cdot \omega_C \cdot T}{\left(1 + \omega_C T + (h\omega T)^2\right) z^2 + \left(\frac{(h\omega T)^2}{2} - 2\right) z + 1 - \omega_C T + \frac{(h\omega T)^2}{4}}$$
(9)






FIGURE 13. The HIL implemented models on multiple CPU's Cores and FPGA. (a) The electrical system implemented in the Opal-RT. (b) The controller running on the dSPACE.





FIGURE 14. Experimental waveforms. (a) Under normal operation. (b) Grid distorted conditions.

it was connected to a physical system. The only limitation of the system is imposed by the discrete sampling time imposed by the real-time simulator which hosts the electrical system. The Figure 15 illustrates the system under normal conditions at the stable operating point.

Experimented HIL results illustrate high fidelity towards simulations. Similar to previously demonstrated results, the compensator connected in series to the system compensates the current and voltage related issues instantaneously as






FIGURE 15. Experimental HIL waveforms of the Opal-RT during normal operation. (a) Real-time interface console. (b) Voltage v_S [100V/div], source current i_S [50A/div], load PCC voltage v_L [100V/div], load current i_L [50A/div].




FIGURE 16. The real-time experimental results on the dSPACE ControlDesk.

demonstrated in the Figure 15. The THSeAF is preventing load current distortions with a high THD to flow into the utility and correcting the power factor. The load voltage THD could be reduced to the desired value by performing a fine-tuning of the shunt passive filter which indirectly contributes to the voltages quality as explained in the previous section. This is a one-time tuning independent of other parameters of the system.

It is also possible to observe on the dSPACE ControlDesk the same waveforms while the controller is performing



	Load		Grid Utility (Source)	
Measures	Voltage (V), V _L	Current (A), I_L	Voltage (V), V _S	Current (A), <i>I_S</i>
Fund. (rms)	121	31	120	32
THD (%)	5.6	88	0.5	3.2
Active power, P (kW)	3.34		3.8	
Reactive power, Q (kvar)	-1.7		-0.54	
Power, $S(kVA)$	3.75		3.84	
Power Factor, PF	0.89		0.99	
Compensator, THSeAF	S_{Comp} = + 460W + j 1158var			

its regulation task shown in Figure 16. With regards to the chosen time steps and the PWM frequency as well as the passive filter ratings, the load voltage contains 5.6% of THD as calculated by the online FFT module developed for a real-time calculation implemented in the dSPACE controller. Nevertheless, this does not compromise the reliability of the HIL implementation for a power quality analysis platform.

The power flow and THD of measured values are summarized in Table 3 for the case demonstrated in Figure 16. As presented in Table 3, the compensator is absorbing 460 W and 1.16 kVAR. The active power is stored in an energy storage element to be used for regulating the load voltage at its nominal magnitude.

To emulate the behavior of the system under voltage distortions caused by the grid, a harmonic source has been added to the Simulink model implemented in the Opal-RT module. This function operates similar to a programmable voltage supply, able to generate all kinds of harmonics or sags and swells online and during the real-time tests.

The Figure 17 shows worst circumstances in which the utility voltage becomes distorted with THD of 28%. The compensator should prevent these voltage distortions caused by the grid to appear at the loads terminals while cleaning the grid current from the harmonic pollution of the load. The response of the system depicted in Figure 17 is similar to experimental results performed on a 5kVA laboratory prototype. This illustrates the high impact that HIL testing could have on the development process of devices devoted to power quality issues. By far the ease of producing such anomalies to study the system gives a breakthrough tools to researchers and scientific developers.

Moreover, it is noted that the PLL is of great importance in single phase applications and should be suitable for a real-time and discrete implementation. The developed PLL used in this work is able to detect zero crossing events even during source voltage distortion as reference while tuned low-pass filters are employed to filter distortions, and extracting the fundamental.




FIGURE 17. The HIL measured waveforms and harmonic THD under non-sinusoidal grid voltage. (a) Opal-RT produced state variables. (b) dSPACE ControlDesk captured waveforms; Source voltage v_S [100V/div], source current i_S [50A/div], load terminal voltage v_L [100V/div], load current i_L [50A/div], THSeAF voltage v_{Comp} [100V/div], passive filter current i_{HPF} [100A/div], converters Output voltage v_{Out} [100V/div].

(b)

As demonstrated in the simulation during a distortion or sag and swell in the grid voltage, the compensator delivers a clean and regulated voltage supply at the load PCC entrance.

During a grid voltage sags, the compensator regulates the load voltage magnitude, compensates current harmonics and corrects the power factor as shown in Figure 18. These figures show possible cases in which the THSeAF could face during the worst scenario requiring compensation of the load voltage harmonics and a 50% sag of the supply voltage. During such sturdy sag, the DC energy storage system should supply the required active power to maintain a regulated voltage across the load terminals.

On the other side, the grid supply could be faced with a solid overvoltage or swell. The realized HIL platform allows easily the study of such circumstances a well. In Figure 19, the source voltage has a 33% voltage swell. As one can observe the load voltage stays regulated at the nominal rating. The exceeding energy is absorbed by the storage system. The presented results are practically similar to those obtained by the laboratory power prototype. This allows the study of such




FIGURE 18. The experimental waveforms during supply sag. (a) Opal-RT generated state variables. (b) dSPACE ControlDesk measured waveforms.




FIGURE 19. Experimental HIL waveforms during supply swell. (a) Opal-RT generated state variables. (b) dSPACE ControlDesk measured waveforms.

critical cases without the worry of a collapse or electrical threat.

To illustrate the feasibility of HIL platform for power electronics applications, a harmonics analysis and comparison between the offline simulation and the HIL setup results are performed. First, results of the HIL are compared with the offline simulation with the same sampling time. Then, they are compared to a simulation that uses a much smaller sampling time, meaning the precision of the simulation is increased.

TABLE 4. THD comparison of the proposed HIL platform and the pure offline simulation.

Total harmonic	Offline	HIL	Precisions /
distortion, THD $(\%)$	Simulation	implementation	Tolerance
Source current (is)	3.48	3.2	5.18 E-5
Load voltage (v _{Load})	7.1	5.62	8.7 E-5
Load current (i_{Load})	74.2	87.9	2.6 E-3

Figure 20 shows the simulation results for the offline simulation with sampling T_s of $36\mu s$. It shows the results of the THD and FFT analysis of the waveform for the source current i_S , the load voltage V_L , and the load current i_L . The results show the THD values are quite similar to those obtained values by the HIL setup, shown in the core of the paper, even though, the offline simulation does not include the one sampling delay and those associated to the input and outputs measurements. The results of Figure 20 demonstrate that the HIL real-time implementation for power electronics is a fairly true image of an offline simulation with similar conditions. The Table 4 summarizes the observed results.

Where T_{S1} is the Opal-RT Synchronous sampling time for 42 μ s, the T_{S2} dSPACE sampling time with 36 μ s, and the T_S Offline simulation step-time which is 36 μ s.

The configuration parameters of the simulation which are not included in the Table are as follow;

- 1) Solver type: Fixed-step, discrete (non continuous state)
- 2) Unconstraint periodic sample time

By considering the fact that there exist multiple influences in the simulation process for the HIL implementation, starting by the delay, noises, etc., the results are quiet impressive compared to the offline simulation.

However, it is for sure, possible to reproduce exactly the HIL response in simulation by including all the delays and any interference. This is an extremely complex and time spending task, which is out of the scope of this paper. Meanwhile, as far as the results shows, this replication of the offline simulation is behaving very close to the theoretical study. Also some parameters should be taken into account, the FFT analyzer used in the offline simulation take advantage of a continues iteration, meanwhile the RT model, implemented for the HIL platform is using an FFT developed for discrete by running at a fixed step time of 36μ s. All these parameters influence the results. However, for the Power electronic applications with a switching frequency of less than 5kHz, the HIL platform is giving over acceptable results. Furthermore, it allows developers to perform various critical tests, improve their controller, and adjust their electrical components, without destroying power equipment and/or electrical control boards.

In the next step, to demonstrate the viability of the previous results, the offline simulation is performed at a much smaller step time with a high precision. The results of






FIGURE 20. The THD and harmonic analysis of the offline simulation ($T_S = 36\mu s$); (a) the source current, (b) the load voltage, (c) the load current.

Figure 21 show a high fidelity between the two simulations, and the HIL implementation afterwards. The THD values

stays in an acceptable margins for the $10\mu s$, $36\mu s$, and the HIL setup. As explained in previous sections, the auxiliary






FIGURE 21. The THD and harmonic analysis of the offline simulation ($T_S = 10\mu s$); (a) the source current, (b) the load voltage, (c) the load current.

DC source, similar to a UPS, provides necessary amount of power to maintain the supply at the load terminals despite variation in the utility voltage magnitude. The bidirectional DC source should exchange power with an auxiliary feeder or energy storage to maintain the DC voltage at a constant value.

V. CONCLUSION

The power electronic devices are constantly proliferating into the smart grid and a wide range of other applications. Therefore, the necessity of performing a profound study of a system before its industrial consideration is becoming essential. The high-promoting HIL platform could be engaged between the



final production of a power prototype or controller. It is quite more reliable than the simple offline simulation and could improve without doubt the feasibility of any proposed configuration or controller. This also allows developers to test and fine-tune their controllers or control parameters. It permits modifying and adapting the components of the electrical system and ratings before the experimental physical power implementation. In this paper, the HIL benchmark was presented to implement a 5L D-NPC-THSeAF to improve the power quality of a system. The novelty of the proposed configuration includes application of HIL for power quality improvement in a single residential building that may result to the enhancement of the global power system. Moreover, a P + R controller was employed in the 5L D-NPC-THSeAF to improve the dynamic and static performance of the proposed D-NPC-THSeAF. The experimental results depicted in the paper were similar to experimental results performed on a laboratory prototype. This illustrates the high impact that HIL testing could have on the development process of devices devoted to power quality issues. Therefore, it is demonstrated that the proposed configuration and P + R controller can regulate and improve the load voltage and when connected to a renewable auxiliary DC supply, the topology is able to counteract actively to the power flow in the system similar to a UPS. Having a constant and distortion-free supply at load PCC, illustrated that the active compensator responds well to source voltage variations. The proposed compensator configuration along with its controller was simulated and experimentally validated on an HIL platform.

REFERENCES

- [1] X. Yang, C. Yang, T. Peng, Z. Chen, B. Liu, and W. Gui, "Hardware-in-the-loop fault injection for traction control system," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 2, pp. 696–706, Jun. 2018.
- [2] M. A. Azzouz and E. F. El-Saadany, "Multivariable grid admittance identification for impedance stabilization of active distribution networks," *IEEE Trans. Smart Grid*, vol. 8, no. 3, pp. 1116–1128, May 2017.
- [3] A. S. Vijay, S. Doolla, and M. C. Chandorkar, "Real-time testing approaches for microgrids," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 3, pp. 1356–1376, Sep. 2017.
- [4] M. Yilmaz and P. T. Krein, "Review of battery charger topologies, charging power levels, and infrastructure for plug-in electric and hybrid vehicles," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2151–2169, May 2013.
- [5] A. Javadi, L. Woodward, and K. Al-Haddad, "Real-time implementation of a three-phase THSeAF based on a VSC and a P+R controller to improve the power quality of weak distribution systems," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2073–2082, Mar. 2018.
- [6] F. Alvarez-Gonzalez, A. Griffo, B. Sen, and J. Wang, "Real-time hardware-in-the-loop simulation of permanent-magnet synchronous motor drives under stator faults," *IEEE Trans. Ind. Electron.*, vol. 64, no. 9, pp. 6960–6969, Sep. 2017.
- [7] S. J. Pinto, G. Panda, and R. Peesapati, "An implementation of hybrid control strategy for distributed generation system interface using Xilinx system generator," *IEEE Trans. Ind. Informat.*, vol. 13, no. 5, pp. 2735–2745, Oct. 2017
- [8] S.-W. Kang and K.-H. Kim, "Sliding mode harmonic compensation strategy for power quality improvement of a grid-connected inverter under distorted grid condition," *IET Power Electron.*, vol. 8, no. 8, pp. 1461–1472, Aug. 2015.
- [9] Y. Lu, G. Xiao, X. Wang, F. Blaabjerg, and D. Lu, "Control strategy for single-phase transformerless three-leg unified power quality conditioner based on space vector modulation," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2840–2849, Apr. 2016.

- [10] A. Javadi, A. Hamadi, A. Ndtoungou, and K. Al-Haddad, "Power quality enhancement of smart households using a multilevel-THSeAF With a PR controller," *IEEE Trans. Smart Grid*, vol. 8, no. 1, pp. 465–474, Jan. 2017.
- [11] J. Chen and J. Chen, "Stability analysis and parameters optimization of islanded microgrid with both ideal and dynamic constant power loads," *IEEE Trans. Ind. Electron.*, vol. 65, no. 4, pp. 3263–3274, Apr. 2017.
- [12] N. Lin and V. Dinavahi, "Behavioral device-level modeling of modular multilevel converters in real time for variable-speed drive applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 3, pp. 1177–1191, Sep. 2017.
- [13] A. Fernández-Álvarez, M. Portela-García, M. García-Valderas, J. López, and M. Sanz, "HW/SW co-simulation system for enhancing hardware-in-the-loop of power converter digital controllers," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 4, pp. 1779–1786, Dec. 2017.
- [14] B. Kedjar, H. Y. Kanaan, and K. Al-Haddad, "Vienna rectifier with power quality added function," *IEEE Trans. Ind. Electron.*, vol. 61, no. 8, pp. 3847–3856, Aug. 2014.
- [15] S. Buso and T. Caldognetto, "Rapid prototyping of digital controllers for microgrid inverters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 3, no. 2, pp. 440–450, Jun. 2015.
- [16] E. C. dos Santos, J. H. G. Muniz, E. R. C. da Silva, and C. B. Jacobina, "Nested multilevel topologies," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4058–4068, Aug. 2015.
- [17] V. Dargahi, M. Abarzadeh, K. A. Corzine, J. H. Enslin, A. K. Sadigh, J. Rodriguez, F. Blaabjerg, and A. Maqsood, "Fundamental circuit topology of duo-active-neutral-point-clamped, duo-neutral-point-clamped, and duo-neutral-point-piloted multilevel converters," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 2, pp. 1224–1242, Jun. 2019.
- [18] Q. Guo, S. Xin, H. Sun, Z. Li, and B. Zhang, "Rapid-charging navigation of electric vehicles based on real-time power systems and traffic data," *IEEE Trans. Smart Grid*, vol. 5, no. 4, pp. 1969–1979, Jul. 2014.
- [19] S. Rivera, B. Wu, S. Kouro, V. Yaramasu, and J. Wang, "Electric vehicle charging station using a neutral point clamped converter with bipolar DC bus," *IEEE Trans. Ind. Electron.*, vol. 62, no. 4, pp. 1999–2009, Apr. 2015.
- [20] M. Abarzadeh, H. M. Kojabadi, and L. Chang, "A modified static ground power unit based on novel modular active neutral point clamped converter," *IEEE Trans. Ind. Appl.*, vol. 52, no. 5, pp. 4243–4256, Sep. 2016.
- [21] L. Ma, T. Kerekes, P. Rodriguez, X. Jin, R. Teodorescu, and M. Liserre, "A new PWM strategy for grid-connected half-bridge active NPC converters with losses distribution balancing mechanism," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 5331–5340, Sep. 2015.
- [22] S. Sun, M. Dong, and B. Liang, "Distributed real-time power balancing in renewable-integrated power grids with storage and flexible loads," *IEEE Trans. Smart Grid*, vol. 7, no. 5, pp. 2337–2349, Sep. 2015.
- [23] N. R. Tavana and V. Dinavahi, "A general framework for FPGA-based real-time emulation of electrical machines for HIL applications," *IEEE Trans. Ind. Electron.*, vol. 62, no. 4, pp. 2041–2053, Apr. 2015.
- [24] N. Arab, B. Kedjar, A. Javadi, and K. A. Haddad, "A multifunctional single-phase grid-integrated residential solar PV systems based on LQR control," *IEEE Trans. Ind. Appl.*, vol. 55, no. 2, pp. 2099–2109, Apr. 2018.
- [25] O. S. Senturk and A. M. Hava, "A simple sag generator using SSRs," *IEEE Trans. Ind. Appl.*, vol. 48, no. 1, pp. 172–180, Jan./Feb. 2012.
- [26] A. Varschavsky, J. Dixon, and M. Rotella, "Cascaded nine-level inverter for hybrid-series active power filter, using industrial controller," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2761–2767, Aug. 2010.
- [27] F. E. Fleming and C. S. Edrington, "Real-time emulation of switched reluctance machines via magnetic equivalent circuits," *IEEE Trans. Ind. Electron.*, vol. 63, no. 6, pp. 3366–3376, Jun. 2016.



ALIREZA JAVADI received the B.Sc. degree in power electrical engineering from the K. N. Toosi University of Technology, Tehran, in 2007, and the M.Sc.A. degree in electrical engineering from the École Polytechnique de Montréal, Montreal, QC, Canada, in 2009, and the Ph.D. degree in electrical engineering from the École de Technologie Supérieure (ÉTS), Montreal, in 2016. He is currently a Research and Development Designer with Suez Water Technologies & Solutions. His

research interests include power electronic converters, harmonics and reactive power control using hybrid active filters, power quality of smart grids, renewable energy, fast electric vehicle charging stations, real-time power hardware-in-the-loop applications, and rapid control prototyping.

Dr. Javadi was an active member of the IEEE Montreal Section and the former President of the IEEE-ÉTS.





MOSTAFA ABARZADEH (S'15–M'16) received the B.Sc., M.Sc., and Ph.D. degrees (Hons.) in electrical engineering from the Sahand University of Technology (SUT), Tabriz, Iran, in 2008, 2011, and 2016, respectively.

He was a Visiting Ph.D. Researcher with Aalborg University, Denmark, in 2015. Since 2016, he has been an Assistant Professor with the Electrical Engineering Faculty, SUT. He is currently a Postdoctoral Research Fellow with the

Canada Research Chair in Electric Energy Conversion and Power Electronics, École de Technologie Supérieure (ÉTS), University of Quebec, Canada. He has authored or coauthored over 35 journal and conference papers and book chapters, and he holds six patents, including one U.S. patent. He was selected by SUT as a Distinguished Student, in 2010 and 2012. His current research interests include topology, modeling, control, and modulation of power electronic converters, hybrid multilevel inverters, and applications of power electronics in renewable energy conversion, transportation electrification, power grid, and variable-speed motor drives.

Dr. Abarzadeh has been a member of the Iran's National Elites Foundation, since 2006. He was a recipient of the Best Poster Presentation Award from the IEEE Energy Conversion Congress and Exposition (ECCE), in 2015.



LUC-ANDRÉ GRÉGOIRE received the B.Ing. degree from the École de Technologie Supérieure (ÉTS), in 2008, the master's degree with the Groupe de Recherche en Électronique de Puissance et Commande Industrielle (GREPCI-ETS), while starting to work at OPAL-RT Technologies Inc., and the Ph.D. degree in real-time simulation of multirate system, using microprocessors and FPGA from ÉTS, in 2016. During which time, he conducted an internship at the Laboratoire

Plasma et Conversion D'énergie (LAPLACE), Unisersité Polytechnique de Toulouse, Toulouse, France, in 2015. He worked on multilevel power convert during his master's degree. In 2010, he developed the first modular multilevel converter (MMC) model for real-time simulation. He then spent his following year at the Supergrid Institute, Lyon, France, before returning to OPAL-RT Technologies Inc. His main research interests include real-time simulation, numerical stability, power converters, and multilevel converters.



KAMAL AL-HADDAD (S'82–M'88–SM'92–F'07) received the B.Sc.A. and M.Sc.A. degrees in electrical engineering from the University of Quebec at Trois-Rivieres, Canada, in 1982 and 1984, respectively, and the Ph.D. degree in electrical engineering from the Institute National Polytechnique, Toulouse, France, in 1988.

Since June 1990, he has been a Professor with the Electrical Engineering Department, École de Technologie Supérieure (ETS), Montreal, QC,

Canada, where he has been the holder of the Canada Research Chair in Electric Energy Conversion and Power Electronics, since 2002. He has supervised more than 150 Ph.D. and M.Sc.A. students working in the field of power electronics. He is a Consultant and has established very solid link with Canadian industries. He has coauthored more than 600 transactions and conference papers and two books. His research interests include high-efficient static power converters, active-hybrid power filters, grid connect, and multilevel converters, including modeling, control, and development of prototypes for various industrial applications. He is a member of the Academy of Science, a Fellow of the Royal Society of Canada, and a Fellow Member of the Canadian Academy of Engineering. He was the IEEE IES President, from 2016 to 2017 and an IES Distinguished Lecturer. He was a recipient of the Dr.-Ing. Eugene Mittelmann Achievement Award.

0 0 0