ENGLISH
La vitrine de diffusion des publications et contributions des chercheurs de l'ÉTS
RECHERCHER

On the analysis and the mitigation of power supply noise and power distribution network impedance variation for scan-based delay testing techniques

Téléchargements

Téléchargements par mois depuis la dernière année

Plus de statistiques...

Thibeault, Claude et Gagnon, Ghyslain. 2018. « On the analysis and the mitigation of power supply noise and power distribution network impedance variation for scan-based delay testing techniques ». IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, nº 7. pp. 1377-1390.
Compte des citations dans Scopus : 3.

[thumbnail of Gagnon-G-2018-17135.pdf]
Prévisualisation
PDF
Gagnon-G-2018-17135.pdf - Version acceptée
Licence d'utilisation : Tous les droits réservés aux détenteurs du droit d'auteur.

Télécharger (694kB) | Prévisualisation

Résumé

In this paper, we analyze the impact of the power supply noise and the power distribution network (PDN) impedance variation on the timing margin in both modes for ICs with multiple clock domains. We investigate the so-called intermodulation products (IMPs). We show that IMPs are mainly induced by the dependent nature of the transistors. We also provide experimental results showing that scan-based delay testing can be optimistic with respect to the mission mode for maximum achievable nominal frequency prediction, even at lower clock frequencies. We also show that IMPs can induce timing margin fluctuations that can be larger than that of the ones induced by the voltage droop in the test mode. Using an improved HSpice simulation model of a PDN validated by experimental results, we also quantify the timing margin variation due to power noise in the test mode as a function of the clock frequency, including the so-called clock stretching phenomenon. Finally, we propose a robust test signal scheme for multiple clock domain chips. The simulation results reveal that this scheme is less sensitive to PDN impedance variation than that of the most popular existing test schemes, and that it provides timing margins closer to those obtained in the mission mode.

Type de document: Article publié dans une revue, révisé par les pairs
Professeur:
Professeur
Thibeault, Claude
Gagnon, Ghyslain
Affiliation: Génie électrique, Génie électrique
Date de dépôt: 30 juill. 2018 21:02
Dernière modification: 05 déc. 2022 19:53
URI: https://espace2.etsmtl.ca/id/eprint/17135

Actions (Authentification requise)

Dernière vérification avant le dépôt Dernière vérification avant le dépôt