Asynchronous component implementation methodology for GALS design in FPGAs

Gagné, René, Belzile, Jean and Thibeault, Claude. 2009. « Asynchronous component implementation methodology for GALS design in FPGAs ». In Joint IEEE North-East Workshop on Circuits and Systems and Taisa Conference (NEWCAS-TAISA) (Toulouse, France, June 28-July 01, 2009) Piscataway, NJ, USA : Institute of Electrical and Electronics Engineers.
Compte des citations dans Scopus : 8.

The full text of this document is not available here.

Item Type:	Conference proceeding
ISBN:	9781424445738
Professor:	Professor Belzile, Jean Thibeault, Claude
Affiliation:	Génie électrique
Date Deposited:	30 Oct 2012 18:18
Last Modified:	30 Oct 2012 18:18
URI:	https://espace2.etsmtl.ca/id/eprint/2726

Actions (login required)

View Item