Hardware-in-the-loop functional verification methodology

Giard, Pascal, Boland, Jean-François et Belzile, Jean. 2007. « Hardware-in-the-loop functional verification methodology ». Communication lors de la conférence : OMG’s Third Software-Based Communication Workshop : Realizing the Vision (Fairfax, VA, USA, Mar. 5-8, 2007).

The full text of this document is not available here.

Item Type:	Communication (Communication)
Professor:	Professor Giard, Pascal Boland, Jean-François Belzile, Jean
Affiliation:	Autres, Génie électrique, Génie électrique
Date Deposited:	24 Jul 2013 20:45
Last Modified:	30 Nov 2018 17:07
URI:	https://espace2.etsmtl.ca/id/eprint/5657

Actions (login required)

View Item