El Alaoui Ismaili, Zakaria, Ajib, Wessam, Gagnon, François et Nabki, Frederic.
2015.
« Very wide range frequency synthesizer architecture for avionic SDR applications ».
In 2015 IEEE International Conference on Ubiquitous Wireless Broadband (ICUWB) (Montreal, QC, Canada, Oct. 4-7, 2015)
Piscataway, NJ, USA : IEEE.
Compte des citations dans Scopus : 8.
Prévisualisation |
PDF
Nabki F. 2015 12168 Very wide range frequency synthesizer.pdf - Version acceptée Licence d'utilisation : Tous les droits réservés aux détenteurs du droit d'auteur. Télécharger (929kB) | Prévisualisation |
Résumé
This paper presents a very wide range frequency synthesizer architecture appropriate to avionic software defined radio (SDR) applications. The synthesizer generates a continuous carrier frequencies range between 187 MHz and 12.2 GHz that covers most of avionic communication applications. The covered range is distributed into twenty sub- bands by using a voltage controlled oscillator (VCO). The considered VCO is able to achieve a tuning range from 10 GHz to 12 GHz (18.2%) and from 7 GHz to 8.5 GHz (19.35%). It includes a capacitor bank, varactors, and switched inductors and is designed in 0.13 μm CMOS technology. Using the advanced design system (ADS) simulation tool and SpectreRF simulator, the proposed VCO exhibits a phase noise of -125 dBc/Hz at 12 GHz and at a 10 MHz offset frequency with a power consumption of 4.1 mW. At 10 GHz, the simulated synthesizer phase noise is of -102 dBc/Hz at a 1 MHz frequency offset. In addition, the loop bandwidth of the phase locked loop (PLL) is 1.1 MHz whereas the settling time is 3.64 μs.
| Type de document: | Compte rendu de conférence |
|---|---|
| Chercheur(-euse): | Chercheur(-euse) Gagnon, François Nabki, Frédéric |
| Affiliation: | Génie électrique, Génie électrique |
| Date de dépôt: | 28 janv. 2016 19:45 |
| Dernière modification: | 21 août 2018 20:58 |
| URI: | https://espace2.etsmtl.ca/id/eprint/12168 |
Actions (Authentification requise)
 |
Dernière vérification avant le dépôt |