Fast timing analysis of VLSI circuits: A dynamic and hierarchical approach

Blaquière, Yves, Dagenais, Michel et Savaria, Yvon. 1991. « Fast timing analysis of VLSI circuits: A dynamic and hierarchical approach ». In IEEE International Symposium on Circuits and Systems Part 4 (of 5) (Singapore, June 11, 1991 - June 14, 1991) pp. 2398-2402. IEEE.

The full text of this document is not available here.

Item Type:	Conference proceeding
ISBN:	02714310
Professor:	Professor Blaquière, Yves
Affiliation:	Autres
Date Deposited:	21 Feb 2017 14:59
Last Modified:	21 Feb 2017 14:59
URI:	https://espace2.etsmtl.ca/id/eprint/14629

Actions (login required)

View Item