Equivalence proofs of some yield modeling methods for defect-tolerant integrated circuits

Thibeault, Claude, Savaria, Yvon and Houle, Jean louis. 1995. « Equivalence proofs of some yield modeling methods for defect-tolerant integrated circuits ». IEEE Transactions on Computers, vol. 44, nº 5. pp. 724-728.
Compte des citations dans Scopus : 2.

The full text of this document is not available here.

Item Type:	Peer reviewed article published in a journal
Professor:	Professor Thibeault, Claude
Affiliation:	Génie électrique
Date Deposited:	29 Oct 2012 20:47
Last Modified:	29 Oct 2012 20:47
URI:	https://espace2.etsmtl.ca/id/eprint/2232

Actions (login required)

View Item