Benyoussef, Maryem, Thibeault, Claude et Savaria, Yvon.
2026.
« Statistical performance analysis framework for bundled-data asynchronous circuits with dynamic voltage scaling ».
IET Computers and Digital Techniques, vol. 2026.
Prévisualisation |
PDF
Thibeault-C-2026-33609.pdf - Version publiée Licence d'utilisation : Creative Commons CC BY. Télécharger (472kB) | Prévisualisation |
Résumé
As the demand for low-power electronic products grows, asynchronous circuits are considered a good alternative for addressing power consumption issues. Applying dynamic voltage scaling (DVS) in asynchronous circuits can further improve their power efficiency. However, asynchronous circuits face challenges, such as performance analysis considering voltage, temperature, and process variations. This paper proposes a new statistical performance analysis model for asynchronous pipelines. This model can be applied to two different styles of asynchronous circuits. The results show that this model has reasonable accuracy on estimated mean delay (2% error on average) compared to detailed analysis carried out with low-level Monte Carlo (MC) circuit simulations.
| Type de document: | Article publié dans une revue, révisé par les pairs |
|---|---|
| Chercheur(-euse): | Chercheur(-euse) Thibeault, Claude |
| Affiliation: | Génie électrique |
| Date de dépôt: | 17 avr. 2026 20:36 |
| Dernière modification: | 22 avr. 2026 20:26 |
| URI: | https://espace2.etsmtl.ca/id/eprint/33609 |
Actions (Authentification requise)
 |
Dernière vérification avant le dépôt |