Sarkis, G., Giard, P., Vardy, A., Thibeault, Claude et Gross, W. J..
2014.
« Fast Polar Decoders: Algorithm and Implementation ».
IEEE Journal on Selected Areas in Communications, vol. 32, nº 5.
pp. 946-957.
Compte des citations dans Scopus : 311.
Prévisualisation |
PDF
Fast-Polar-Decoders-Algorithm-and-Implementation.pdf Télécharger (405kB) | Prévisualisation |
Résumé
Polar codes provably achieve the symmetric capacity of a memoryless channel while having an explicit construction. The adoption of polar codes however, has been hampered by the low throughput of their decoding algorithm. This work aims to increase the throughput of polar decoding hardware by an order of magnitude relative to successive-cancellation decoders and is more than 8 times faster than the current fastest polar decoder. We present an algorithm, architecture, and FPGA implementation of a flexible, gigabit-per-second polar decoder.
| Type de document: | Article publié dans une revue, révisé par les pairs |
|---|---|
| Professeur: | Professeur Giard, Pascal Thibeault, Claude |
| Affiliation: | Autres, Génie électrique |
| Date de dépôt: | 18 juin 2014 19:36 |
| Dernière modification: | 30 nov. 2018 16:32 |
| URI: | https://espace2.etsmtl.ca/id/eprint/7985 |
Actions (Authentification requise)
 |
Dernière vérification avant le dépôt |