ENGLISH
La vitrine de diffusion des publications et contributions des chercheurs de l'ÉTS
RECHERCHER

Analog RF circuit sizing by a cascade of shallow neural networks

Beaulieu, Philippe-Olivier, Dumesnil, Etienne, Nabki, Frederic et Boukadoum, Mounir. 2023. « Analog RF circuit sizing by a cascade of shallow neural networks ». IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, nº 12. pp. 4391-4401.
Compte des citations dans Scopus : 3.

[thumbnail of Nabki-F-2023-26761.pdf]
Prévisualisation
PDF
Nabki-F-2023-26761.pdf - Version publiée
Licence d'utilisation : Creative Commons CC BY.

Télécharger (961kB) | Prévisualisation

Résumé

A deep neural network architecture for the automatic sizing of analog circuit components is proposed, with a focus on radio frequency (RF) applications in the 2 to 5 GHz region. It addresses the challenges of the typically small number of examples for network training and the existence of multiple solutions, of which impractical values for integrated circuit implementation. We address these issues by restricting the learning to one component size at a time, thanks to a cascade of dedicated shallow neural networks (SNN), where each network constrains the prediction of the next ones. Moreover, the SNNs are individually tuned by a genetic algorithm for the prediction order and accuracy. This reduction of the solution space at each step allows the use of small training sets, and the introduced constraints between SNNs handle component interdependencies. The method is successfully validated on three different types of RF microcircuits: a low-noise amplifier (LNA), a voltage-controlled oscillator (VCO), and a mixer, using 180 nm and 130 nm CMOS implementations. All the predictions were within 5 % of the true values, both at the component and performance levels, and all the responses were obtained in less than 5 s, after 4 to 47 min. training on a regular PC station. The obtained results show that the proposed method is fast and applicable to arbitrary analog circuit topologies, with no need to retrain the developed neural network for each new set of desired circuit performances.

Type de document: Article publié dans une revue, révisé par les pairs
Professeur:
Professeur
Nabki, Frédéric
Affiliation: Génie électrique
Date de dépôt: 28 juin 2023 18:53
Dernière modification: 04 janv. 2024 19:49
URI: https://espace2.etsmtl.ca/id/eprint/26761

Actions (Authentification requise)

Dernière vérification avant le dépôt Dernière vérification avant le dépôt