ENGLISH
La vitrine de diffusion des publications et contributions des chercheurs de l'ÉTS
RECHERCHER

Z Packed U-cell modular multilevel converter for STATCOM applications

Atanalian, Sandy, Sebaaly, Fadia, Zgheib, Rawad et Al-Haddad, Kamal. 2025. « Z Packed U-cell modular multilevel converter for STATCOM applications ». IEEE Access, vol. 13. pp. 78795-78807.

[thumbnail of AlHaddad-K-2025-30925.pdf]
Prévisualisation
PDF
AlHaddad-K-2025-30925.pdf - Version publiée
Licence d'utilisation : Creative Commons CC BY-NC-ND.

Télécharger (2MB) | Prévisualisation

Résumé

The Modular Multilevel Converter (MMC) is a promising topology for STATCOM applications due to its key features, such as modularity, scalability, and reduced harmonic content. Increasing the number of voltage levels in MMC reduces harmonics but simultaneously increases the number of submodules (SMs) per arm, leading to larger sizes and higher costs, which presents a challenge. To address this, this article introduces a novel 17-level MMC-STATCOM based on the Z Packed U-Cell (ZPUC) converter as its SM, which enables the generation of more voltage levels with fewer components and reduced harmonic content, offering significant advantages in terms of size and cost. Given the complex structure of the proposed converter and the associated challenges in building a physical prototype, real-time (RT) simulation using FPGA technology is employed for validation. The key contributions include integrating the ZPUC-SM into a three-phase STATCOM for the first time and adapting the converter model and its control system to RT tools, including RT-LAB with an electric hardware solver for FPGA execution. In addition, capacitor voltage balancing and energy sorting algorithms are integrated within Phase-Shift Pulse Width Modulation, eliminating the need for an additional controller while maintaining the floating capacitors of ZPUC-SMs balanced and regulated. The specifications of the proposed converter are defined, the mathematical model and control system are derived, and a real-time implementation based on CPU and FPGA execution is built to verify the scheme. The obtained RT simulation results provide practical evidence confirming the effective operation of the proposed scheme in VAR compensation mode.

Type de document: Article publié dans une revue, révisé par les pairs
Professeur:
Professeur
Al Haddad, Kamal
Affiliation: Génie électrique
Date de dépôt: 12 mai 2025 20:44
Dernière modification: 14 mai 2025 15:06
URI: https://espace2.etsmtl.ca/id/eprint/30925

Actions (Authentification requise)

Dernière vérification avant le dépôt Dernière vérification avant le dépôt