ENGLISH
La vitrine de diffusion des publications et contributions des chercheurs de l'ÉTS
RECHERCHER

EthVault: A secure and resource-conscious FPGA-based ethereum cold wallet

Lemayian, Joel Poncha, Gagnon, Ghyslain, Zhang, Kaiwen et Giard, Pascal. 2025. « EthVault: A secure and resource-conscious FPGA-based ethereum cold wallet ». IET Blockchain, vol. 5, nº 1.

[thumbnail of Gagnon-G-2025-33194.pdf]
Prévisualisation
PDF
Gagnon-G-2025-33194.pdf - Version publiée
Licence d'utilisation : Creative Commons CC BY-NC.

Télécharger (2MB) | Prévisualisation

Résumé

Cryptocurrency blockchain networks safeguard digital assets using cryptographic keys, with wallets playing a critical role in generating, storing, and managing these keys. Wallets, typically categorized as hot and cold, offer varying degrees of security and convenience. However, they are generally software-based applications running on microcontrollers. Consequently, they are vulnerable to malware and side-channel attacks, allowing perpetrators to extract private keys by targeting critical algorithms, such as ECC, which processes private keys to generate public keys and authorize transactions. To address these issues, this work presents EthVault, the first hardware architecture for an Ethereum hierarchically deterministic cold wallet, featuring hardware implementations of key algorithms for secure key generation. Also, an ECC architecture resilient to side-channel and timing attacks is proposed. Moreover, an architecture of the child key derivation function, a fundamental component of cryptocurrency wallets, is proposed. The design minimizes resource usage, meeting market demand for small, portable cryptocurrency wallets. FPGA implementation results validate the feasibility of the proposed approach. The ECC architecture exhibits uniform execution behavior across varying inputs, while the complete design utilizes only 27%, 7%, and 6% of LUTs, registers, and RAM blocks, respectively, on a Xilinx Zynq UltraScale+ FPGA.

Type de document: Article publié dans une revue, révisé par les pairs
Professeur:
Professeur
Gagnon, Ghyslain
Zhang, Kaiwen
Giard, Pascal
Affiliation: Génie électrique, Génie logiciel et des technologies de l'information, Génie électrique
Date de dépôt: 08 janv. 2026 18:42
Dernière modification: 10 janv. 2026 19:18
URI: https://espace2.etsmtl.ca/id/eprint/33194

Actions (Authentification requise)

Dernière vérification avant le dépôt Dernière vérification avant le dépôt